

December 2007

74ABT573 Octal D-Type Latch with 3-STATE Outputs

Features

- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to ABT373
- 3-STATE outputs for bus interfacing
- Output sink capability of 64mA, source capability of 32mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50pF and 250pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High-impedance, glitch-free bus loading during entire power up and power down
- Nondestructive, hot insertion capability

General Description


The ABT573 is an octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

This device is functionally identical to the ABT373 but has broadside pinouts.


Ordering Information

| Order Number | Package Number | Package Description |
|--------------|-------------------|---|
| 74ABT573CSC | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74ABT573CSJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74ABT573CMSA | MSA20 | 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide |
| 74ABT573CMTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



Connection Diagram



Pin Descriptions

| Pin Names | Descriptions | | |
|---|----------------------------------|--|--|
| D ₀ –D ₇ | Data Inputs | | |
| LE | Latch Enable Input (Active HIGH) | | |
| OE 3-STATE Output Enable Input (Active LOW) | | | |
| O ₀ –O ₇ | 3-STATE Latch Outputs | | |

Functional Description

The ABT573 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Function Table

| | Outputs | | |
|----|---------|---|----------------|
| ŌĒ | LE | D | 0 |
| L | Н | Н | Н |
| L | Н | L | L |
| L | L | Х | O ₀ |
| Н | Х | X | Z |


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

O₀ = Value stored from previous clock cycle

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
|------------------|---|--------------------------------------|
| T _{STG} | Storage Temperature | −65°C to +150°C |
| T _A | Ambient Temperature Under Bias | –55°C to +125°C |
| TJ | Junction Temperature Under Bias | –55°C to +150°C |
| V _{CC} | V _{CC} Pin Potential to Ground Pin | -0.5V to +7.0V |
| V _{IN} | Input Voltage ⁽¹⁾ | -0.5V to +7.0V |
| I _{IN} | Input Current ⁽¹⁾ | -30mA to +5.0mA |
| Vo | Voltage Applied to Any Output | |
| | Disabled or Power-Off State | -0.5V to 5.5V |
| | HIGH State | –0.5V to V _{CC} |
| | Current Applied to Output in LOW State (Max.) | twice the rated I _{OL} (mA) |
| | DC Latchup Source Current | -500mA |
| | Over Voltage Latchup (I/O) | 10V |

Note:

1. Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
|-----------------|------------------------------|----------------|
| T _A | Free Air Ambient Temperature | –40°C to +85°C |
| V _{CC} | Supply Voltage | +4.5V to +5.5V |
| ΔV / Δt | Minimum Input Edge Rate | |
| | Data Input | 50mV/ns |
| | Enable Input | 20mV/ns |

DC Electrical Characteristics

| Symbol | Pa | arameter | V _{CC} | Conditions | Min. | Тур. | Max. | Units |
|------------------|--|-------------------|-----------------|---|------|------|------|------------|
| V _{IH} | Input HIGH | Voltage | | Recognized HIGH Signal | 2.0 | | | V |
| V _{IL} | Input LOW \ | /oltage | | Recognized LOW Signal | | | 0.8 | V |
| V _{CD} | Input Clamp | Diode Voltage | Min. | $I_{IN} = -18mA$ | | | -1.2 | V |
| V _{OH} | Output HIGI | -l Voltage | Min. | $I_{OH} = -3mA$ | 2.5 | | | V |
| | | | | $I_{OH} = -32mA$ | 2.0 | | | |
| V _{OL} | Output LOW | / Voltage | Min. | I _{OL} = 64mA | | | 0.55 | V |
| I _{IH} | Input HIGH | Current | Max. | $V_{IN} = 2.7V^{(3)}$ | | | 1 | μA |
| | | | | $V_{IN} = V_{CC}$ | | | 1 | |
| I _{BVI} | Input HIGH Test | Current Breakdown | Max. | V _{IN} = 7.0V | | | 7 | μА |
| I _{IL} | Input LOW (| Current | Max. | $V_{IN} = 0.5V^{(3)}$ | | | -1 | μΑ |
| | | | | $V_{IN} = 0.0V$ | | | -1 | |
| V _{ID} | Input Leakage Test | | 0.0 | I _{ID} = 1.9 μA, All Other Pins Grounded | 4.75 | | | V |
| I _{OZH} | Output Leakage Current | | 0-5.5V | $V_{OUT} = 2.7V, \overline{OE} = 2.0V$ | | | 10 | μΑ |
| I _{OZL} | Output Leakage Current | | 0-5.5V | $V_{OUT} = 0.5V, \overline{OE} = 2.0V$ | | | -10 | μΑ |
| I _{OS} | Output Shor | t-Circuit Current | Max. | V _{OUT} = 0.0V | -100 | | -275 | mA |
| I _{CEX} | Output HIGI | H Leakage Current | Max. | $V_{OUT} = V_{CC}$ | | | 50 | μA |
| I _{ZZ} | Bus Drainag | je Test | 0.0 | V _{OUT} = 5.5V, All Others GND | | | 100 | μA |
| I _{CCH} | Power Supp | ly Current | Max. | All Outputs HIGH | | | 50 | μA |
| I _{CCL} | Power Supp | ly Current | Max. | All Outputs LOW | | | 30 | mA |
| I _{CCZ} | Power Supp | ly Current | Max. | $\overline{OE} = V_{CC}$, All Others at V_{CC} or GND | | | 50 | μA |
| I _{CCT} | Additional | Outputs Enabled | Max. | $V_I = V_{CC} - 2.1V$ | | | 2.5 | mA |
| | I _{CC} /Input | Outputs 3-STATE | | Enable Input V _I = V _{CC} - 2.1V | | | 2.5 | mA |
| | | Outputs 3-STATE | | Data Input V _I = V _{CC} - 2.1V, All Others at V _{CC} or GND | | | 2.5 | mA |
| I _{CCD} | Dynamic I _{CC} No Load ⁽³⁾ | | Max. | Outputs Open, \overline{OE} = GND, LE = V _{CC} ⁽²⁾ , One-Bit Toggling, 50% Duty Cycle | | | 0.12 | mA/ MHz |

Notes:

- 2. For 8-bits toggling, $I_{\mbox{\scriptsize CCD}} < 0.8 \mbox{\scriptsize mA/MHz}.$
- 3. Guaranteed but not tested.

DC Electrical Characteristics

SOIC package.

| | _ | | Conditions C _L = 50pF, | | _ | | |
|------------------|--|-----------------|-----------------------------------|------|------|------|-------|
| Symbol | Parameter | V _{CC} | $R_L = 500\Omega$ | Min. | Тур. | Max. | Units |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | 5.0 | $T_A = 25^{\circ}C^{(4)}$ | | 0.7 | 1.0 | V |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | 5.0 | $T_A = 25^{\circ}C^{(4)}$ | -1.5 | -1.2 | | V |
| V _{OHV} | Minimum HIGH Level Dynamic Output Voltage | | $T_A = 25^{\circ}C^{(5)}$ | 2.5 | 3.0 | | V |
| V _{IHD} | Minimum HIGH Level Dynamic Input Voltage | 5.0 | $T_A = 25^{\circ}C^{(6)}$ | 2.2 | 1.8 | | V |
| V _{ILD} | Maximum LOW Level Dynamic Input Voltage | 5.0 | $T_A = 25^{\circ}C^{(6)}$ | | 1.0 | 0.7 | V |

Notes:

- 4. Max number of outputs defined as (n). n 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
- 5. Max number of outputs defined as (n). n 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
- 6. Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) . Guaranteed, but not tested.

AC Electrical Characteristics

SOIC and SSOP package.

| | | $T_A = +25^{\circ}C,$ $V_{CC} = +5.0V,$ $C_L = 50pF$ | | $T_A = -40$ °C to +85°C, $V_{CC} = 4.5$ V to 5.5V, $C_L = 50$ pF | | | |
|------------------|---|--|------|--|------|------|-------|
| Symbol | Parameter | Min. | Тур. | Max. | Min. | Max. | Units |
| t _{PLH} | Propagation Delay, D _n to O _n | 1.9 | 2.7 | 4.5 | 1.9 | 4.5 | ns |
| t _{PHL} | | 1.9 | 2.8 | 4.5 | 1.9 | 4.5 | |
| t _{PLH} | Propagation Delay, LE to O _n | 2.0 | 3.1 | 5.0 | 2.0 | 5.0 | ns |
| t _{PHL} | | 2.0 | 3.0 | 5.0 | 2.0 | 5.0 | |
| t _{PZH} | Output Enable Time | 1.5 | 3.1 | 5.3 | 1.5 | 5.3 | ns |
| t _{PZL} | | 1.5 | 3.1 | 5.3 | 1.5 | 5.3 | |
| t _{PHZ} | Output Disable Time | 2.0 | 3.6 | 5.4 | 2.0 | 5.4 | ns |
| t _{PLZ} | | 2.0 | 3.4 | 5.4 | 2.0 | 5.4 | |

AC Operating Requirements

SOIC and SSOP package.

| | | $T_A = +25^{\circ}C,$ $V_{CC} = +5.0V,$ $C_L = 50pF$ | | $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ $V_{CC} = 4.5\text{V to } 5.5\text{V},$ $C_{L} = 50\text{pF}$ | | | |
|---------------------|---------------------------------------|--|------|--|------|------|-------|
| Symbol | Parameter | Min. | Тур. | Max. | Min. | Max. | Units |
| f _{TOGGLE} | Max Toggle Frequency | | 100 | | | | MHz |
| t _S (H) | Set Time, HIGH or LOW D _n | 1.5 | | | 1.5 | | ns |
| t _S (L) | to LE | 1.5 | | | 1.5 | | |
| t _H (H) | Hold Time, HIGH or LOW D _n | 1.0 | | | 1.0 | | ns |
| t _H (L) | to LE | 1.0 | | | 1.0 | | |
| t _W (H) | Pulse Width, LE HIGH | 3.0 | | | 3.0 | | ns |

Extended AC Electrical Characteristics

SOIC package.

| | | V _{CC} = 4.5 C _L = 8 Ou | to +85°C, V to 5.5V, 50pF, tputs hing ⁽⁷⁾ | | C to +85°C, 5V to 5.5V, 50pF ⁽⁸⁾ | V _{CC} = 4.5 C _L = 2 8 Ou | C to +85°C, SV to 5.5V, 250pF, Itputs hing ⁽⁹⁾ | |
|------------------|----------------------------------|---|--|------|---|---|---|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{PLH} | Propagation Delay, | 1.5 | 5.2 | 2.0 | 6.8 | 2.0 | 9.0 | ns |
| t _{PHL} | D _n to O _n | 1.5 | 5.2 | 2.0 | 6.8 | 2.0 | 9.0 | |
| t _{PLH} | Propagation Delay, | 1.5 | 5.5 | 2.0 | 7.5 | 2.0 | 9.5 | ns |
| t _{PHL} | LE to O _n | 1.5 | 5.5 | 2.0 | 7.5 | 2.0 | 9.5 | |
| t _{PZH} | Output Enable | 1.5 | 6.2 | 2.0 | 8.0 | 2.0 | 10.5 | ns |
| t _{PZL} | Time | 1.5 | 6.2 | 2.0 | 8.0 | 2.0 | 10.5 | |
| t _{PHZ} | Output Disable | 1.0 | 5.5 | (| 10) | (* | 10) | ns |
| t _{PLZ} | Time | 1.0 | 5.5 | | | | | |

Notes:

- 7. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
- 8. This specification is guaranteed but not tested. The limits represent propagation delay with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load. This specification pertains to single output switching only.
- 9. This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50pF load capacitors in the standard AC load.
- 10. The 3-STATE delay times are dominated by the RC network (500Ω , 250pF) on the output and has been excluded from the datasheet.

Skew⁽¹¹⁾

SOIC package.

| | | $T_A = -40$ °C to +85°C, $V_{CC} = 4.5$ V to 5.5V, $C_L = 50$ pF, 8 Outputs Switching ⁽¹¹⁾ | $T_A = -40$ °C to +85°C, $V_{CC} = 4.5$ V to 5.5V, $C_L = 250$ pF, 8 Outputs Switching ⁽¹²⁾ | |
|-----------------------------------|--|---|--|-------|
| Symbol | Parameter | Max. | Max. | Units |
| t _{OSHL} ⁽¹³⁾ | Pin to Pin Skew, HL Transitions | 1.0 | 1.5 | ns |
| t _{OSLH} ⁽¹³⁾ | Pin to Pin Skew, LH Transitions | 1.0 | 1.5 | ns |
| t _{PS} ⁽¹⁴⁾ | Duty Cycle, LH-HL Skew | 1.4 | 3.5 | ns |
| t _{OST} ⁽¹³⁾ | Pin to Pin Skew, LH/HL Transitions | 1.5 | 3.9 | ns |
| t _{PV} ⁽¹⁵⁾ | Device to Device Skew LH/HL Transitions | 2.0 | 4.0 | ns |

Notes:

- 11. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)
- 12. This specification is guaranteed but not tested. The limits represent propagation delays with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load.
- 13. Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). This specification is guaranteed but not tested.
- 14. This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
- 15. Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.


Capacitance

| Symbol | Parameter | Conditions (T _A = 25°C) | Тур. | Units |
|----------------------------------|--------------------|---------------------------------------|------|-------|
| C _{IN} | Input Capacitance | V _{CC} = 0V | 5 | pF |
| C _{OUT} ⁽¹⁶⁾ | Output Capacitance | V _{CC} = 5.0V | 9 | pF |

Note:

16. C_{OUT} is measured at frequency f = 1MHz per MIL-STD-883B, Method 3012.

AC Loading



*Includes jig and probe capacitance

Figure 1. Test Load




Figure 2. Test Input Signal Levels

| Amplitude | Rep. Rate | t _W | t _r | t _f |
|-----------|-----------|----------------|----------------|----------------|
| 3.0V | 1MHz | 500ns | 2.5ns | 2.5ns |

Figure 3. Test Input Signal Requirements

AC Waveforms




Figure 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




Figure 6. 3-STATE Output HIGH and LOW Enable and Disable Times




Figure 5. Propagation Delay, Pulse Width Waveforms




Figure 7. Setup Time, Hold Time and Recovery Time Waveforms


Physical Dimensions 13.00 12.60 11.43 В 9.50 10.65 7.60 10.00 7.40 PIN ONE 0.35 INDICATOR **⊕** 0.25 **M** C B A LAND PATTERN RECOMMENDATION 2.65 MAX SEE DETAIL A 0.33 0.20 0.10 C 0.30 0.10 SEATING PLANE 0.75 0.25 × 45° NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) A) THIS PACKAGE CONFORMS TO JEDEC GAGE PLANE MS-013, VARIATION AC, ISSUE E (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) CONFORMS TO ASME Y14.5M-1994 0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L (1.40)DETAIL A F) DRAWING FILENAME: MKT-M20BREV3


Figure 8. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)










LAND PATTERN RECOMMENDATION

DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.

 B. DIMENSIONS ARE IN MILLIMETERS.
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.




M20DREVC


Figure 9. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


Physical Dimensions (Continued)





LAND PATTERN RECOMMENDATIONS






DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-150, VARIATION AE, DATE 1/94.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M 1994.




MSA20REVB


Figure 10. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)









DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.





DETAIL A

MTC20REVD1

Figure 11. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx[®]
Build it Now[™]
CorePLUS[™]
CROSSVOLT[™]
CTL[™]

Current Transfer Logic™ EcoSPARK® EZSWITCH™ *

FZ[®]

Fairchild[®]
Fairchild Semiconductor[®]
FACT Quiet Series[™]

FACT[®]
FAST[®]
FastvCore[™]
FlashWriter[®]*

FPS™ FRFET®

Global Power ResourceSM

Green FPS™

Green FPS™ e-Series™

GTOTM *i-Lo*TM
IntelliMAXTM
ISOPLANARTM
MegaBuckTM

MICROCOUPLER™ MicroFET™ MicroPak™

MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™

QFET® QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SPM[®]
STEALTH™
SuperFET™
SuperSOT™-3

SuperSOT™-6 SuperSOT™-8

M™ SyncFET™

0® SYSTEM®

7® The Power Franchise®

the pwer franchise

TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®

Ultra FRFET™ UniFET™ VCX™

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. |

Rev. 132